Regviz

Silicon Labs /EFR32ZG23B011F512IM40 /RAC_S /SYLOEN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SYLOEN

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32FG23B010F512IM40/RAC_NS/SYLOEN#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (disable)SYLODIVEN 0 (disable)SYLODIVLDOBIASEN 0 (disable)SYLODIVLDOEN 0 (disable)SYLODIVRLOSUBGRADCCLKEN 0 (disable)SYLODIVSMUXDIVEN 0 (disable)SYLODIVTLOSUBGAUXEN 0 (disable)SYLODIVTLOSUBGEN

SYLODIVRLOSUBGRADCCLKEN=disable, SYLODIVLDOEN=disable, SYLODIVLDOBIASEN=disable, SYLODIVTLOSUBGAUXEN=disable, SYLODIVTLOSUBGEN=disable, SYLODIVEN=disable, SYLODIVSMUXDIVEN=disable

Fields

SYLODIVEN

SYLODIVEN

0 (disable): undefined

1 (enable): undefined
SYLODIVLDOBIASEN

SYLODIVLDOBIASEN

0 (disable): undefined

1 (enable): undefined
SYLODIVLDOEN

SYLODIVLDOEN

0 (disable): undefined

1 (enable): undefined
SYLODIVRLOSUBGRADCCLKEN

SYLODIVRLOSUBGRADCCLKEN

0 (disable): undefined

1 (enable): undefined
SYLODIVSMUXDIVEN

SYLODIVSMUXDIVEN

0 (disable): undefined

1 (enable): undefined
SYLODIVTLOSUBGAUXEN

SYLODIVTLOSUBGAUXEN

0 (disable): undefined

1 (enable): undefined
SYLODIVTLOSUBGEN

SYLODIVTLOSUBGEN

0 (disable): undefined

1 (enable): undefined

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data